W29GL128C
7.2.20
Enhanced Variable IO (E VIO ) Control
The Enhanced Variable IO (E VIO ) control allows the host system to set the voltage levels that the
device generates and tolerates on all inputs and outputs (address, control, and DQ signals). E VIO
range is 1.65 to V CC .
For example, a E VIO of 1.65-3.6 volts allows for I/O at the 1.8 or 3 volt levels, driving and receiving
signals to and from other 1.8 or 3 V devices on the same data bus.
7.2.21 Hardware Data Protection Options
Hardware Data Protection is the second of the two main sector protections offered by the W29GL128.
7.2.21.1
#WP/ACC Option
By setting the #WP/ACC pin to V IL , the highest or lowest sector (device specific) is protected from all
erase/program operations. If #WP/ACC is set High, the highest and Lowest sector revert back to the
previous protected/unprotected state.
Note: The max input load current can increase, if #WP/ACC pin is at V IH when the device is put into
standby mode.
7.2.21.2
VCC Write Protect
This device will not accept any write instructions when V CC is less that V WPT (VCC Write Protect
Threshold). This prevents data from inadvertently being altered during power-up, power-down, a
temporary power loss or to the low level of V CC. If V CC is lower that V WPT, the device automatically
resets itself and will ignore write cycles until V CC is greater than V WPT . Once V CC rises above V WPT,
insure that the proper signals are on the control pins to avoid unexpected program or erase operations.
7.2.21.3
Write Pulse “Glitch” Protection
Pulses less than 5ns are viewed as glitches for control signals #CE, #WE, and #OE and will not be
considered for valid write cycles.
7.2.21.4
Power-up Write Inhibit
The device ignores the first instruction on the rising edge of #WE, if upon powering up the device,
#WE and #CE are set at V IL and #OE is set at V IH .
7.2.21.5
Logical Inhibit
A write cycle is ignored when either #CE is at V IH , #WE is at V IH , or #OE is at V IL. A valid write cycle
requires both #CE and #WE are at V IL with #OE at V IH .
7.2.22 Inherent Data Protection
The device built-in mechanism will reset to Read mode during power up to avoid accidental erasure or
programming.
7.2.22.1
Instruction Completion
Invalid instruction sets will result in the memory returning to read mode. Only upon a successful
completion of a valid instruction set will the device begin its erase or program operation..
7.2.22.2
Power-up Sequence
The device is placed in Read mode, during power-up sequence.
7.2.23 Power Supply Decoupling
To reduce noise effects, a 0.1μF capacitor is recommended to be connected between V CC and GND.
14
相关PDF资料
W631GG6KB-15 IC DDR3 SDRAM 1GBIT 96WBGA
W9412G6IH-5 IC DDR-400 SDRAM 128MB 66TSSOPII
W9412G6JH-5I IC DDR SDRAM 128MBIT 66TSOPII
W9425G6EH-5 IC DDR-400 SDRAM 256MB 66TSSOPII
W9425G6JH-5I IC DDR SDRAM 256MBIT 66TSOPII
W947D2HBJX5E IC LPDDR SDRAM 128MBIT 90VFBGA
W948D2FBJX5E IC LPDDR SDRAM 256MBIT 90VFBGA
W949D2CBJX5E IC LPDDR SDRAM 512MBIT 90VFBGA
相关代理商/技术参数
W29GL128CL9T TR 制造商:Winbond Electronics Corp 功能描述:IC FLASH 128MBIT 90NS 56TSOP
W29NK50ZD 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:N-CHANNEL 500 V - 0.11? - 29A TO-247 Fast Diode SuperMESH? MOSFET
W2A-1819 制造商:Nexans 功能描述:MULTI CONDUCTORS
W2A21A101J4T2A 功能描述:电容器阵列与网络 100v 100pF 5% Tol. RoHS:否 制造商:AVX 电容:0.1 uF 容差:20 % 电压额定值:6.3 V 元件数量:2 工作温度范围: 外壳长度:0.8 mm 外壳宽度:1.6 mm 外壳高度:0.5 mm 端接类型:SMD/SMT 系列:PG
W2A21A101KAT2A 功能描述:电容器阵列与网络 100v 100pF 20% Tol. RoHS:否 制造商:AVX 电容:0.1 uF 容差:20 % 电压额定值:6.3 V 元件数量:2 工作温度范围: 外壳长度:0.8 mm 外壳宽度:1.6 mm 外壳高度:0.5 mm 端接类型:SMD/SMT 系列:PG
W2A21A220KAT2A 功能描述:电容器阵列与网络 100v 22pF 10% Tol. RoHS:否 制造商:AVX 电容:0.1 uF 容差:20 % 电压额定值:6.3 V 元件数量:2 工作温度范围: 外壳长度:0.8 mm 外壳宽度:1.6 mm 外壳高度:0.5 mm 端接类型:SMD/SMT 系列:PG
W2A21A330KAT2A 功能描述:电容器阵列与网络 100v 33pF 10% Tol. RoHS:否 制造商:AVX 电容:0.1 uF 容差:20 % 电压额定值:6.3 V 元件数量:2 工作温度范围: 外壳长度:0.8 mm 外壳宽度:1.6 mm 外壳高度:0.5 mm 端接类型:SMD/SMT 系列:PG
W2A21A470KAT2A 功能描述:电容器阵列与网络 100v 47pF 10% Tol. RoHS:否 制造商:AVX 电容:0.1 uF 容差:20 % 电压额定值:6.3 V 元件数量:2 工作温度范围: 外壳长度:0.8 mm 外壳宽度:1.6 mm 外壳高度:0.5 mm 端接类型:SMD/SMT 系列:PG